1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
|
import { Assembler, AssemblerConfig, getConfig, getGenerator, getOpSpec,
getParser } from './assembler';
import { AliasContext, AliasFields, AliasSpec, Assembly, BaseSymbols, Fields,
FullMachineState, getIsa, Instruction, InstructionSpec,
IntegerOperand, IO, Isa, LabelOperand, MachineCodeSection,
MachineState, MachineStateLogEntry, MachineStateUpdate, PseudoOp, Reg,
RegIdentifier, RegisterOperand, Section, StringOperand,
Symbols, SymbTable } from './isa';
import { Debugger, Memory, Simulator } from './simulator';
import { forceUnsigned, maskTo, maxUnsignedVal, padStr, sextTo,
fmtHex } from './util';
export { //// assembler
Assembler, AssemblerConfig, getParser, getGenerator, getOpSpec,
getConfig,
//// isa
getIsa, Isa, InstructionSpec, Fields, Reg, AliasContext, AliasFields,
AliasSpec, BaseSymbols, Symbols, SymbTable, FullMachineState,
// assembly
Assembly, Section, Instruction, RegisterOperand, IntegerOperand,
LabelOperand, PseudoOp, StringOperand,
// codegen
MachineCodeSection,
// io
IO,
// state
RegIdentifier, MachineState, MachineStateUpdate,
// log
MachineStateLogEntry,
//// simulator
Debugger, Simulator, Memory,
//// util
forceUnsigned, maskTo, maxUnsignedVal, sextTo, padStr, fmtHex };
|
